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FOREWORD
' This report is a summary of the work performed on
NASA Contract NAS8-31944. The investigation was
conducted for the National Aeronautics and Space
Administration, George C. Marshall Space Flight
I Center, Huntsville, Alabama. The Contracting
Officer's Technical Representative was Mr. F.
Villella.
I
The short-term objective of this preliminary study
of transistors, diodes, and FETS is to evaluate
the reliability of these discrete devices, from
different manufacturers, when subjected to power
and temperature step stress tests.
I The long-term objective is to gain more knowledge
I	 of accelerated stress testing for use in future
testing of discrete devices, as well as to
determine which type of stress should be applied
Ito a particular device or design.
This report is divided as follows: description of
tests, figures, tables, and appendix.
ii
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	1.0	 INTRODUCTION
DCA Reliability Laboratory, under Contract
I NAS8-31944 for NASA/Marshall Space Flight Center,
has compiled data for the purpose of evaluating
the effect of power/temperature step stress when
Iapplied to a variety of semiconductor devices.
This report covers the diode JANTXIN645-1
manufactured by Semtech and Micro Semiconductor:
A total of 48 samples from each manufacturer were
I
submitted to the process outlined in Table 1. In
addition, two control sample units were maintained
I	 for verification of the electrical parametric
testing.
I	 2.0	 TEST REQUIREM3NTS
'	 2.1	 Electrical
All test samples were subjected to the electrical
tests outlined in Table 2 after completing the
prior power/temperature step stress point. These
I tests were performed using the Fairchild Model. 600
high-speed computer-controlled tester. Additional
bench testing was also required on the devices.
	
2.2	 Stress-Circuit
IThe test circuit shown in Figure 1 was used to
power all of the test devices during the
power/temperature stress conditions. The voltage
was set by VF and the current was varied in order
to comply with the specified power rating for this
device. At least one of the devices was subjected
to maximum rated power (MRP). All remaining
Idevices were subjected to no less than 90% of MRP.
JANTX1N645-1
See Figure 1 for load resistance values and
Ivoltages.
	
2.3
	 Group-I.,-.Power-Stress
Thirty-two units, 16 from each manufacturer, were
submitted to the Power Stress Process. The diodes
Iwere stressed in 500-hour steps at 50, 100, 125,
150, and 175 percent of MRP for a total of
2100 hours or until 50% or more of the devices in
a sample lot failed.* Electrical measurements
were performed on all specified electrical
parameters after each power step. See Ta-
ble 1. (*See Notes at end of text.)
	
2.4	 Group-II.-.Temperature-Stress-I
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress I Process.
IGroup II was subjected to 1600 hours of stress at
MRP in increments of 25 0C, commencing at 750C and
i
terminating at 3000C or until 50% or more of the
devices failed.* Electrical measurements were
performed on all specified electrical parameters
after each temperature step. See Table 1.
	
I2.5	 Croup-III---TemEerature-Stress-II
Thirty-two units, 16 from each manufacturer, were
submitted to the Temperature Stress II Process.
1 Group III was subjected to 112 hours of stress at
MRP in increments of 16 hours with temperature
steps of 25 0C, commencing at 150 0C and terminating
at 3000C or until 50% or more of the devices in a
sample lot failed.* Electrical measurements were
performed on all specified electrical parameters
after each temperature step. See Table 1.
2
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3.0	 DISCUSSION OF TEST RESULTS
3.1	 Group-I•=-Power.Stress
3.1.1 Semtech. The Semtech sample lot completed a total
of 2150 hours of Group I Testing before the lot
was stopped because 50% of the lot failed. The
first failure occurred 150 hours into the 100% MRP
step. Serial Number 7176 failed the maximum I 
limit. The next two failures occurred 150 hours
into the 150% MRP step. Serial Numbers 7150
and 7151 failed the maximum I  limit. The next
failure occurred 250 hours into the 150% MRP step.
Serial Number 7148 failed the maximum I  limit.
The next failure occurred 500 hours into the 150%
MRP step. The last two failures occurred 150 hours
into the 175% MRP step. Serrial Numbers 7146
and 7147 failed the maximum I  limit. Serial
Number 7174 was removed from the testing at this
point as a visual reject due to handling.
Typical characteristics of this sample lot's
performance were:
1) The mean value for I  changed 207.48PA from
an initial mean of 18.74nA to a final mean of
207.50uA.
2) The mean value for VF changed 11.4mV from an
initial mean of 932.8mV to a final mean of 944.2mV.
The control units for this sample lot remained
constant throughout the entire Group I Testing.
3.1.2 Micro-Semiconductor. The Micro Semiconductor
sample lot completed the entire 2500-hour Group I
Testing with a total of five catastrophic
3
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failures. The five
.; failures occurred 50 hours into
the 100% MRP step. Serial Numbers 7201, 7202, and
7204 failed the maximum I 	 limit. Serial
I Numbers 7203 and 7205 were removed from the
testing as visual catastrophic failures because of
a detached anode lead due to the stress. TypicalI characteristics-of this sample lot's performance
were:
I 1)	 The mean value for I  changed 1.25nA from an
initial mean of 856.9pA to a final mean of 2.10nA.
2)	 The mean value for VF changed 5.8mV from an
initial mean of 907.6mV to a final mean of 901.8mV.
I	 The control units for this sample lot remained
constant throughout the entire Group I Testing.
I 3.1.3	 Statistical-Summary---Group-I. Table 4 outlines
the results of Group I - Power Stress Process for
I each of the electrical parameters and all
measurement points for both Semtech and Micro
Semiconductor.
3.2	 Group-II-=-Temperature-Stress-I
3.2.1	 Semtech. The Semtech sample lot completed a totalIof 640 hours of Group II Testing before the lot
was stopped because more than 50% of the devices
I failed. The first three failures occurred
160 hours into the 125 0C-temperature step. Serial
I	 Numbers 7159, 7181, and 7182 failed the maximum I 
limit. The last six failures occurred 160 hours
I
into the 150 0C-temperature step. Serial Num-
bers 7153, 7154, 7155, 7156, 7157, and 7158 failed
the maximum I  limit. Typical characteristics ofI this sample lot's performance were:
4
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1) The mean value for I  changed 91.83uA from an
initial mean of 12.21nA to a final mean of 91.84PA.
2) The mean value for VF changed 2.9mV from an
initial mean of 953.9mV to a final mean of 951.OmV.
The control units for this sample lot remained
constant throughout the entire Group II Testing.
	
3.2.2	 Micro- Semiconductor. The Micro Semiconductor
I
sample lot completed the entire 2500-hour Group II
Testing with no catastrophic failures. Typical
I
characteristics of this sample lot's performance
were:
1) The mean value for I  changed 31.99nA from an
Iinitial mean of 4.75nA to a final mean of 36.74nA.
2) The mean value for VF changed 9.2mV from an
Iinitial mean of 915.3mV to a final mean of 906.1mV.
The control units for this sample lot remained
constant throughout the entire Group II testing.
	
I
3.2.3	 Statistical. Summary- -- Group- II. Table 5 outlines
the results of Group II - Temperature Stress I
I Testing for each of the electrical parameters and
all of the measurement points pertaining to both
Semtech and Micro Semiconductor.
I
3.3	 Group•III-=• Temperature-Stress-II
3.3.1 Semtech. The Semtech sample lot completed a total
of 48 hours of Group III testing before the lot
was stopped because 50% of the devices failed. The
eight failures occurred 16 hours into the
200 0C-temperature step. Serial Numbers 7160, 7161,
7162, 7163, 7164, 7165, 7166 and 7167 failed
Ibecause of excessive I 	 leakage. Typical
5
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characteristics of this sample lot's performance
were:
I	 1)	 The mean value for I R changed 1.3mA from an
I	 initial mean of 18.42nA to a final mean of 1.3mA.
2)	 The mean value for VF changed 57.4mV from an
initial mean of 930.7mV to a final mean of 873.3mV.
IThe control units for this sample lot remained
constant throughout the entire Group III Testing.
3.3.2	 Micro-Semiconductor. The Micro Semiconductor lot
I
completed the entire 114-hour Group III Testing
with no catastrophic fai..jres. Typical characteris-
tics of this sample lot's performance were:
1)	 The mean value for I  changed .66nA from an
initial mean of 1.47nA to a final mean of 811.90pA.
I2) The mean value for VF changed 6.6mV from an
initial mean of 904.7mV to a final mean of 898.lmV.
The control units for this sample lot remained
constant throughout the entire Group III Testing.
I 3.3.3	 Statistical- Summary- T-Group- III. Table
	 outlines
I the results of Group III - Temperature Stress II
Testing for each of the electrical parameters and
all of the measurement points pertaining to both
ISemtech and Micro Semiconductor.
4.0
	 FINAL DATA SUMMARY
Table 7 statisticaly summarizes the change in the
I
mean value from the zero-hour data to the final
data. The graphs of Figures 2 and 4 plot the
I cumulative percent failures versus the temperature
stress level for Group II - Temperature Stress I,
and Group I - Temperature Stress II. The graphs of
IFigures 3 and 5 plot the time step for Group II
6
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i
I (160 hours) and Group III (16 hours) versus the
temperature T1 and T2 calculated from Figures 2
and 4. Tables 8 and 9 summarize the failures
encountered for all three stress groups. The
failures are separated into two categories: catas-
trophic failures in Table 8 and parametric
failures in Table 9. The data from Table 8 was
used as a source for the graphs in Figures 2
and 4. Figures 2 and 4 were used as a source for
I
the graphs in 3 and 5 respectively. Junction
temperature is plotted on an inverse hyperbolic
Iscale.
5.0	 CONCLUSIONS
All three stress groups proved detrimental to
Semtech, whereas Micro Semiconductor's lot
Iperformed well throughout the testing. An apparent
I  failure mode can be seen in each of the three
I
groups for Semtech. The Semtech diodes are
constructed with glass encapsulation which is
I painted with black paint. After stripping tiie
paint, the I R leakage decreases to less than one
micro ampere. This suggestL that the devices
failed because of a static charge on the surface
of the glass encapsulant which developed from the
Ithermal decomposition of the paint. Most or all. of
the harmful decomosition produced was removed with
the paint.
A plot showing cumulative failure distribution for
Groups II and III was drawn for the Semtech sample
lot (Figures 2 and 3), but a plot for the Micro
I	 Semiconductor sample lot could not be drawn due to
an absence of failure points in the Groups II
7
JANTX1N645-1
I ^^
and III Testing ( Figures 4 and 5). Figures 2 and 3
display the data for the Semtech sample lot used
to calculate an activation energy of 1.36eV.
A broken circle around a marked point, on the
graph, indicates a freak failure not calculated as
part of the regression line. A solid circle around
a marked point indicates an isolated failure
point. The regression line was drawn using the
I
least square method.
The activation energy was calculated from the formula:
8.63 x	 10 -5
 
eV / °K
	
t l 	 l	 1
	
E _ .fin 22 	 T-"'—' 
+273
	
{ T2+273	 eV
Where:	 t 1 = step of Group 11 - Temp Stress I = 160 hrs.
I
t 2	 step of Group 111 - Temp Stress 11 = 16 hrs.
T i = temperature in o C of 16% failure for Group 11.
yT2 = temperature in 0  of 16% fa i lure for Group ill.
I 
f
8
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vOTF:
*Conditions for failure:
A)	 Open or short
H)	 Leakage exceeds the maximum limit by 100 times.
C)	 Other parameters exceed MIL limits by 50° = more.
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TABLE 1
	
JANTXIN645-1
TEST FLOW DIAGRAM
INITIAL
EI,ECTRI CAL
TESTS
Per Table 2
OW 1 (16)*	 1 (16)*
Temperature Step Temperature Step
Power Stress Stress	 1 Stress	 II
TA = ^5°
C
100 Percent MRP 100 Percent MRP
Note 3 Note 4
0.50 MRP
TA = 75
°C 150°C
500 Hours
FtA
t = 160 Hours =	 16 Hours
Note 1
1.0 MRP
TA	 100°C TA 175°C500 Hours
Note 1 t - 160 Hours t -	 16 Hours
1.25 MRP TA = 125°C TA = 200°C
500 Hours
t = 160 Hours t = 16 Hours
Note 2
'L1.5 MRP
500 Hours 25°C Steps 25°C Steps
Note 2 J
1.75 MRP	 TA = 300°C
	
TA = 300°C
500 Hours
t = 160 Hours	 t = 16 Hours
Note 2
*Quantity per manufacturer (SEMTECH and MICRO SEMICONDUCTOR)
NOTES:
1) Electrical measurements per Table 2 were made at 50, 150, 250 and 500 hours.
2) Electrical measurements per Table 2 were made at 10, 25, 50, 150, 250 and 500 hours.
3) Electrical measurements per Table 2 were made at the end of each 160 hours.
4) Electrical measurements per Table 2 were made at the end of each 16 hours.
15
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NOTE
FOR TABLES
4 THROUGH 7
The minimum/maximum initial and final
data generally have an absolute accuracy
of +1% of the reading and + one digit
except for readings greater than 9.99mA
which have an absolute accuracy of +2%
of the reading and + one digit. The data
also have a resolution for four digits.
The standard deviations, means, delta
means, and average means are, therefore,
valid indicators of trends over time and
temperature, excepting the minor
statistical computer error of supplying
a constant number of significant digits.
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JANTX1N645-1
FAILURE ANALYSIS
Date 23 March 1978
J/N 2CN242-17r	 .P/N 1N645-1	 NFR
FAILURE VERIFICATION:
IR @	 Vl @	 INITIAL	 INITIAL
SIN	 PIV	 REJ. AT TEST	 REJ. FOR:
225 V. do	 400 mA do	 SEQUENCE NO. :
161 
1	 1 
590** 
1	
4.5 mA	
1	
0.52	
1	
07 (200oC)	 I	
I 
.164 I	
1 
660** 
1	
4.8 mA	
I	
0.53	
I	
07 (200oC)	 I	 IR
1166 I	 1700** 
1	
1.75 mA	
1	
0.52	
1	
07 (200oC)	 I	 IR, VF
NOTE: All sampls are valid I  fail^res. There
are no o pIns or shorts.
INTERNAL VISUAL INSPECTION:
These diodes are constructed with glass encapsulation which is painted with black paint.
There is no visual evidence which could explain their excessive reverse leakage. (See
Figures 1 and 2.)
OTHER TESTS:
After stripping the paint, the reverse leakage decreased markedly, so that Peak Inverse
Voltages (PIV) could be measured. The leakages were reduced to less than luA.
CONCLUSION:
These samples failed because of a static charge on the surface of the glass encapsulant
which developed from the thermal decomposition of the paint. Most or all of the harmful
decomposition was removed with the paint, implying that the die and internal ambient
surface of the device were damaged by the stress test.
** Could not reach Peak Inverse Voltage (PIV) on samples as received due to excess leakage
and overheatin g . PIV readin gs taken after strinnin g coating.
*hFE trace present. Cannot meet stated test conditions. (Leaky)
**h FE trace very leaky.
D=drift H=hysteresis Inv=inversion R=resistive S=soft Uns=unstable
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FIGURE' I
TYPICAL. SE-MTEC11 DIOUF AS Rl"'CHIVED (IE'FT)
COiIPARED TO DIODE S'IRIPPI:U OF
PAINT (RIGHT) AT i8X.
FIGUKE 2
S/N 91, CROSS-SECTIONAL Vii"W OF SI•WHCII DIODE, 40X
No Significant Visual defects.
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